





# 4051 SWITCH

Block diagram



# 4051 INPUT VOLUME POT








4051 SWITCH


AUDIO out

AUDIO/CV CHIP




LED CHIP






405T switch  
output Buffer




4051 Switch  
CV INPUT  
Buffer




4057b switch  
input  
buffer

2000.00



ATTN  
-20mV  
100mV

2000.00












4051 switch  
input buffer

All zero 5V = 1N5231B




quad non inverting buffer  
9-17-18




4051 switcher  
output buffer

jump CPL  
jump R4  
ux f5



keep values of offset, R2, R1 very small


# ATTINY85 Pencil schematic



What you have to know about 4051.

## 5 Pin Configuration and Functions

CD4051B E, M, NS, and PW Package  
16-Pin PDIP, CDIP, SOIC, SOP, and TSSOP  
(Top View)



CD4052B E, M, NS, and P

end of the data sheet.

### Functional Diagrams of CD405xB




Table 1. Truth Table<sup>(1)</sup>

INHIBIT	INPUT STATES			ON CHANNEL(S)
	C	B	A	
CD4051B				
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	X	X	X	None

What you have to know  
about 4051!

4051 need to know page 2

Pin Functions CD4051B

PIN		I/O	DESCRIPTION
NO.	NAME		
1	CH 4 IN/OUT	I/O	Channel 4 in/out
2	CH 6 IN/OUT	I/O	Channel 6 in/out
3	COM OUT/IN	I/O	Common out/in
4	CH 7 IN/OUT	I/O	Channel 7 in/out
5	CH 5 IN/OUT	I/O	Channel 5 in/out
6	INH	I	Disables all channels. See Table 1.
7	V <sub>EE</sub>	—	Negative power input
8	V <sub>SS</sub>	—	Ground
9	C	I	Channel select C. See Table 1.
10	B	I	Channel select B. See Table 1.
11	A	I	Channel select A. See Table 1.
12	CH 3 IN/OUT	I/O	Channel 3 in/out
13	CH 0 IN/OUT	I/O	Channel 0 in/out
14	CH 1 IN/OUT	I/O	Channel 1 in/out
15	CH 2 IN/OUT	I/O	Channel 2 in/out
16	V <sub>DD</sub>	—	Positive power input

# 4051 switch

